본문 바로가기
verilog

CellOfQRAM

by dbdan114 2025. 6. 8.

`include "DigitSupply.vh"

module CellOfQRAM(
    output outputData,
    input ReadEdge,
    input inputData,
    input WriteEdge
);
    tri outputData;
    tri ReadEdge;
    tri inputData;
    tri WriteEdge;

    tri West;
    
    tri North;
    tri South;

    tri East;

    _nmos Write(West, inputData, WriteEdge);
    
    assign North=West;

    assign South=West;

    DifferentialQBit UseQBit(North,South);
    
    assign East=North;

    assign East=South;

    _nmos Read(outputData, East, ReadEdge);
endmodule

'verilog' 카테고리의 다른 글

IC_Example  (0) 2025.06.11
QRAM_inSDRAM  (0) 2025.06.08
OscilateFromXtalDDR  (0) 2025.06.08
DifferentialQBit  (0) 2025.06.08
GitHub  (0) 2025.02.26