본문 바로가기
verilog

DifferentialQBit

by dbdan114 2025. 6. 8.

`include "DigitSupply.vh"

module DifferentialQBit(
    inout QBitN,
    inout QBitS
);
    tri QBitN;
    tri QBitS;
  
    tri NorthToSouth1;
    tri SouthToNorth1;

    trireg NorthToSouth2;
    trireg SouthToNorth2;
    
    _nmos ChargeNorth(NorthToSouth1, QBitN, Vdd);

    _nmos ChargeSouth(SouthToNorth1, QBitS, Vdd);

    assign NorthToSouth2=NorthToSouth1;

    assign SouthToNorth2=SouthToNorth1;

    assign QBitS=NorthToSouth2;
    
    assign QBitN=SouthToNorth2;
    
endmodule

'verilog' 카테고리의 다른 글

CellOfQRAM  (0) 2025.06.08
OscilateFromXtalDDR  (0) 2025.06.08
GitHub  (0) 2025.02.26
Advanced DDR_SPS_DRAM  (0) 2025.01.12
Advanced SDR_SPS_DRAM  (0) 2025.01.11