`include "DigitSupply.vh"
module D_Latch(
output outputData,
input ReadEdge,
input inputData,
input WriteEdge
);
tri outputData;
tri ReadEdge;
tri inputData;
tri WriteEdge;
tri DataWest;
tri DataNorth;
tri DataSouth;
tri DataEast;
_buf ToWest(DataWest,SupplyDigit,inputData);
_nmos WestToNorth(DataNorth,DataWest,WriteEdge);//SupplyDigit[1]);
_nmos WestToSouth(DataSouth,DataWest,WriteEdge);//SupplyDigit[1]);
_buf NorthToSouth(DataSouth,PullDigit,DataNorth);
_buf SouthToNorth(DataNorth,PullDigit,DataSouth);
_nmos NorthToEast(DataEast,DataNorth,ReadEdge);//SupplyDigit[1]);
_nmos SouthToEast(DataEast,DataSouth,ReadEdge);//SupplyDigit[1]);
_buf ToEast(outputData,2'b10,DataEast);
endmodule
'verilog' 카테고리의 다른 글
_and (2) | 2023.11.22 |
---|---|
CellOfDRAM (1) | 2023.11.17 |
"DigitSupply.vh" SupplyDigit PullDigit (0) | 2023.11.12 |
or_nB_to_A (0) | 2023.11.11 |
or_B_to_A (0) | 2023.11.11 |