module NegEdge(
output Edge,
input [1:0] DigitSupply,
input Clock
);
reg Edge;
tri Clock;
tri nClock;
_not InvertClock(nClock, DigitSupply, Clock);
PosEdge MakeResult(Edge, DigitSupply, nClock);
endmodule
'verilog' 카테고리의 다른 글
DecodeAddress (0) | 2024.05.19 |
---|---|
DecodeAddress1Bit (0) | 2024.05.09 |
PosEdge (2) | 2024.05.09 |
_xnor (0) | 2023.11.24 |
xnor_B_to_A (1) | 2023.11.24 |